Carbon nanotube bumps for the flip chip packaging system by Chin Chong Yap et al.
NANO EXPRESS Open Access
Carbon nanotube bumps for the flip chip
packaging system
Chin Chong Yap1,2, Christophe Brun1,3, Dunlin Tan1,2, Hong Li2, Edwin Hang Tong Teo1,2,4*, Dominique Baillargeat1
and Beng Kang Tay1,2
Abstract
Carbon nanotube [CNT] interconnection bump joining methodology has been successfully demonstrated using flip
chip test structures with bump pitches smaller than 150 μm. In this study, plasma-enhanced chemical vapor
deposition approach is used to grow the CNT bumps onto the Au metallization lines. The CNT bumps on the die
substrate are then ‘inserted’ into the CNT bumps on the carrier substrate to form the electrical connections
(interconnection bumps) between each other. The mechanical strength and the concept of reworkable capabilities
of the CNT interconnection bumps are investigated. Preliminary electrical characteristics show a linear relationship
between current and voltage, suggesting that ohmic contacts are attained.
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Introduction
Flip chip technology is one of the off-chip interconnect
methodologies used in electronic packaging. According
to the International Technology Roadmap for Semicon-
ductor, the forecasted requirement for flip chip bump
pitches will be shrinking them beyond 150 μm [1].
However, traditional solder bumps had difficulties
downscaling beyond the 100-μm pitch size due to the
high diffusive and softening nature of the solder [2].
Carbon nanotubes [CNTs] show excellent electrical,
thermal, and mechanical properties and have been
viewed as one of the emerging choices for future flip
chip interconnect [3]. As compared with metal, CNTs
possess a higher current carrying capacity (109 A/cm2),
and theoretical studies had also shown that CNTs have
a negligible skin depth effect and are free from the
high-frequency current crowding issue due to their large
kinetic inductance and negligible magnetic inductance
[3]. These advantages motivate the researchers to evalu-
ate the performance of the CNT bump for interconnect
usage in both direct current [DC] and high frequency
applications [3,4].
CNT bumps had been demonstrated by several groups
as potential off-chip interconnects [4-6]. Soga et al. have
shown the bumps’ good mechanical flexibility and low
bundle resistance of 2.3 Ω (for a 100-μm diameter bump)
[5]. Hermann et al. demonstrated a reliable electrical flip
chip interconnect using CNT bumps over 2,000 tempera-
ture cycles [4]. CNT bumps for practical applications
such as high-power amplifier application had also been
demonstrated [6]. In all the mentioned works, the CNT
bumps were grown using the chemical vapor deposition
[CVD] approach. The mechanism for vertical alignment
during the CVD approach is achieved by the van der
Waals forces between the walls of CNTs, resulting in
tubes that are not exactly ‘aligned’ [7]. The poor ‘align-
ment’ forms bends, reduces the mean free path [m.f.p.],
and increases the resistance of CNTs [8]. Plasma-
enhanced CVD [PECVD] is able to resolve this issue by
the introduction of electric field to achieve alignment as
well as lower growth temperature [9].
In the flip chip scenario, the as-grown CNT bumps are
usually pressed onto pre-patterned conductive adhesive
[5] or solder materials [10] to form the connections. This
approach requires heating up the structure to a mini-
mum of 200°C in order to reflow the materials to obtain
good contacts. Yung et al. demonstrated a large-scale
assembly process using the CNT interconnection bump
showing that CNTs adhere well to each other by van der
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Waals force interactions [11]. However, no work using
the CNT interconnection bump was reported for CNT
bump pitches below 150 μm which is a requirement for
the future flip chip technology.
For the first time, we demonstrated the CNT inter-
connection bump joining methodology for pitches smal-
ler than 150 μm. The fabrication methodology can be
divided into two parts: (1) the growth of CNT bumps
on both sides of the substrate using the PECVD
approach and (2) the alignment and ‘insertion’ of the
CNT bumps into each other using a flip chip bonder
machine. Moreover, we discuss the technological aspects
of developing the test structure and present the initial
DC behavior of small-scale CNT interconnection
bumps.
Methods
Design and fabrication of test structure and CNT bumps
The flip chip test structure used in this experiment con-
sisted of a carrier and a die structure as shown in Figure
1. The dimension of the carrier is approximately 6 × 5
mm, while the die is 4 × 4 mm. The choice of barrier
layer to grow CNTs on Au metallization and the detailed
fabrication details were described elsewhere [12]. Briefly,
e-beam evaporation was used to deposit Au (1 μm) onto
what would serve as the metallization layer while a sec-
ond layer of TiN (50 nm) barrier and Ni (15-nm metal
catalyst for CNT growth) were deposited onto the prede-
fined patterns above the Au metallization using a lift-off
technique.
The wafers were diced to their specified dimensions
and cleaned in deionized water before they were trans-
ferred to a PECVD chamber where the CNT growth will
be performed. The CNT growth was conducted at 750°C
with a plasma power of 85 W for 30 min. The growth
pressure was at 6 mbars with a gas ratio of 1:5 (C2H2/
NH3). CNT bumps with a height of approximately 20
μm were obtained as shown in Figure 2. Each of these
CNT bumps comprised multiwall CNTs [MWCNTs]
with an average diameter of around 100 nm. Subse-
quently, a Panasonic flip chip bonder machine (Panaso-
nic Factory Solutions Company, Rolling Meadows, IL,
USA) was use to perform the die alignment and attach-
ment. A load setting of 0.5 kg with a bonding time of
30 s was used as the bonding parameter. No bonding
temperature was used in our experiment.
In order to compensate for the alignment accuracy
of +/-10 μm of the bonder machine, the CNT bumps on
the metallization lines were deliberately fabricated to be
rectangular. For example, the size of one bump on the
carrier is 120 × 100 μm, while that on the die is 100 ×
120 μm. This enlarged bump area helped to decrease the
occurrence of open circuitry and reduced the connection
resistance due to misalignment [13]. In order to improve
the mechanical support between CNTs and metal con-
tacts, nonconducting adhesives are usually employed [4].
In contrast, we introduced rows of dummy CNT bumps
positioned at the sides of the chip and die to increase the
densities of CNT bumps. The dummy bumps provided
additional mechanical support to hold the weight and
leveled the attached die.
Another area of concern is that the growth tempera-
ture of CNTs used in this work is higher than that in
the typical CMOS backend process (400°C) [14]. Lower-
ing the growth temperature of the CNTs increased the
defects and decreased the degree of crystallinity of the
Figure 1 Schematic of the flip chip test structure used in this experiment. (a) The carrier and (b) the die designs. Au metal is used as the
metallization material and Ni as the catalyst for the CNT growth. At the sides of each structure, two rows of square patches are also patterned
and deposited with the Ni catalyst on Au for CNT growth. These additional CNT bumps serve as dummy bumps to increase bump densities for
mechanical supports.
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CNT structure, which affected the electrical characteris-
tics of CNTs [15,16]. Improving the quality of the CNTs
at low temperature is still under investigation, and the
variation of metal resistance before and after the CNT
growth process will be taken into consideration. In our
previous work, the change in Au metal line resistance
was found to be insignificant as the Au resistance is
smaller than the measured CNT bump resistance, as
reported in the latter part of this report [12].
Results and discussion
To demonstrate the feasibility of using PECVD
approaches to achieve fine pitch CNT bumps, three dif-
ferent sets of test structures comprising (structure 1) 170
× 150 μm, (structure 2) 120 × 100 μm, and (structure 3)
70 × 50 μm CNT bump sizes were designed (Figure 3).
The scanning electron microscopy [SEM] images in
Figure 3 show the CNT bumps grown using the PECVD
approach which allowed pitches to downsize to 80 μm in
our experiment. A homogenous CNT bump height can
also be observed throughout the carrier and die (dummy
and CNT bumps on electrodes). Larger catalyst pattern
geometry would result in longer CNT length due to the
differences in partial pressure of carbon feedstock gas
[17]. The effect of catalyst pattern geometry was not sig-
nificant in this experiment, and the height of all CNT
bumps was assumed to be 20 μm regardless of the
bumps’ dimensions.
For the first time, CNT interconnection bump joining
methodology for fine pitch bump had been achieved, as
depicted in Figure 4. In Figure 4a, the flip chip test struc-
ture was observed at an angle of 75° under the SEM. A
gap of approximately 20 μm, which is equivalent to the
CNT height, can be observed in Figure 4b. The bonding
load of 0.5 kg was sufficient to cause the CNTs from the
bottom carrier to ‘insert’ and touch the top die, as
observed in Figure 4c. The load of 0.5 kg, which is
equivalent to 4.5 N or 3.125 kg/cm2, is much lower than
those applied in previous reported flip chip experiments
[4-6]. In this joining methodology, the CNT bumps are
‘inserted’ through the air gaps of opposite CNT bumps
thus requiring smaller force. Due to equipment limita-
tions, microphotographs of the CNT bumps during the
bonding and release processes could not be captured to
demonstrate the mechanical flexibility of CNT bumps as
observed by Soga et al. [5]. However, based on the SEM
images in Figure 4b, the vertical alignment of the CNT
bumps can still be observed, which is likely due to the
mechanical flexibility of the CNT bumps.
In this experiment, structures 1 and 2 were tilted to 75°
in the SEM to observe the gap between test structures.
This is remarkable as no bonding temperature or adhesive
was used during this bonding process to mechanically
bond the die to the carrier. However, for structure 3, the
die tended to slide off from the carrier during movement
of the SEM’s stage. The dummy bumps in structures
Figure 2 SEM of a CNT bump growth using the PECVD approach. The grown CNT was vertically aligned, and the length of the CNT was 20
μm. The top right (inset) shows the low magnification view of the CNT bumps formed on the Au metal lines.
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1 and 2 were effective in holding the weight of the die
(0.033 g), but not in structure 3. Assuming a perfect align-
ment, the area occupied by a total of 74 CNT bumps on
structure 2 is 0.74 mm2 out of 16 mm2 (die area). On the
other hand, the area occupied by CNT bumps in structure
3 is 0.185 mm2 out of 16 mm2. This is logical because the
dummy bumps in structure 3 were smaller as compared
with those in structures 1 and 2. Based on structure 3,
future designs using the die area will require more than
1.2% to be converted for the implementation of the CNT
bump area for sufficient mechanical support. This is to
ensure that the bonding forces present within the CNT
interconnection bumps is greater than the die’s weight to
ensure mechanical stability. A study based on total energy
and molecular dynamic calculation on molecular CNT to
CNT joining methodology shows that the type of bonding
present between CNTs is very strong, and a force larger
than 3 nN will be required to disengage the joining struc-
ture [18]. Yung et al. suggested the van der Waals forces
between CNTs to be the bonding mechanism when CNTs
were inserted into each other [11]. In this work, only the
dimensions of bumps (area) were varied; the influence of
densities and diameter of CNTs within a bump may
also be an important consideration to CNT bonding
mechanisms.
The attached die was subsequently removed from the
carrier using tweezers to observe the effect of the CNT
bumps after bonding. The carrier and die were then
loaded into the SEM chamber with the same orientation
to observe the conditions of CNT bumps that were in
contact with each other, as shown in Figure 5. A portion
of the CNT bump appeared to be smeared as seen from
Figure 5a, but a high percentage of CNT bumps
retained their original structure. This is similar to the
observations of Yung et al. for large-scale CNT to CNT
interconnect structure which demonstrated that the
bonding process is reworkable [11].
To verify the CNT interconnection bundle resistances
as well as the concept of reworkable capabilities of the
joining methodology, the die of test structure 1 was
removed and was bonded to the same carrier again to
measure the I-V characteristics. Using a two-point
probe, the DC measurement was performed across the
input and output nodes (two CNT interconnection
bumps) as described in Figure 1. I-V measurements in
Figure 6 displayed a similar DC behavior which demon-
strated the concept of a reworkable process. The slight
deviation of the second attempt could be caused by the
differences in die placement due to the limited align-
ment accuracy of the bonding machine. The current
increased linearly with the voltage applied, indicating
that ohmic contact has been achieved between CNTs
and metallization [19]. The line of the ‘first attempt’ was
fitted linearly to obtain a slope of 4.20 × 10-4 A/V. This
Figure 3 Illustration of CNT bumps on the Au electrode with three different pitches. The smallest designed pitch is 80 μm in this work.
The dimensions of each CNT bump are (a) 170 × 150 μm for structure 1, (b) 120 × 100 μm for structure 2, and (c) 70 × 50 μm for structure 3.
The scale bar at the bottom right of each image represents 100 μm.
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indicates that a CNT interconnection bundle resistance
of 1,190 Ω was achieved.
The equivalent circuit of the CNT interconnection
bundle resistance is represented in Figure 6b, and three
major resistance components account for the observed
I-V characteristic: metal-to-CNT resistance [RCNT/metal],
CNT intrinsic resistance [RCNT], and CNT-to-CNT
interface resistance [RCNT/CNT]. Since the CNTs were
grown directly on metallization, the type of bonding
formed between CNTs and the metal is strong, and
RCNT/metal is insignificant and can be neglected [20].
The m.f.p. of MWCNTs is in the order of approximately
Figure 4 SEM images of the CNT interconnection bump demonstrated using a flip chip concept. The dimensions of CNT bumps were
100 × 100 μm. (a) Die attached to the carrier at a tilted angle of 75°. (b) Magnified view of two CNT interconnection bumps. (c) CNT from the
bottom carrier was observed to be touching the die substrate which is indicative of the connections made.
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25 μm, and RCNT scales with the length above the m.f.p.
[3]. The length of our MWCNTs is less than the m.f.p.
and does not account for the differences in the CNT
bump resistances as seen across various devices (not
shown). As such, the only possible reason for the mea-
sured resistance is likely to be cause by RCNT/CNT.
RCNT/CNT is affected by the chirality of CNTs, the inter-
face area, the gap between CNTs, and the interface imper-
fections [21,22]. It is now common knowledge that the
properties of the CNTs within the CNT bump cannot be
identical and that each CNT varies in terms of diameters
and chirality. However, the work functions for CNTs are
Figure 5 SEM images of the CNT bumps’ morphology after top die removal. (a) CNT bumps on the carrier. (b) CNT bumps on the chip
joined to the carrier bump in (a). (c) Magnified view of the bump. The vertical alignments of the CNTs are indications of the mechanical
flexibility of CNTs.
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identical as they share the same graphene band structure
[21]. For MWCNTs, majority of the current only passes
through the outermost layer of MWCNTs, and a metallic
behavior is expected [23]. Even if the MWCNT is not
metallic, the bandgap of semiconducting CNTs can be
estimated as Eg = 0.9 eV/diameter, approximating a band-
gap of 9 meV for a CNT diameter of 100 nm [16]. In this
case, the Fermi level of the CNT in contact with another
CNT will align within the bandgap of the semiconducting
CNT. The resulting band structures have a negligible
Schottky barrier height due to the small bandgap. Thus,
the metal-to-CNT and CNT-to-CNT interfaces are similar
to the metal-to-metal junctions. The major transport
mechanism for electron transport is through tunneling
across atomic thick air gap, resulting in an ohmic and lin-
ear I-V behavior observed in Figure 6a[22].
From the literature, a typical resistance between indi-
vidual metallic CNT to metallic CNT separated by van
der Waals distance of 0.34 nm is 200 kΩ [21]. In our
work, the gap may be much larger than 0.34 nm, result-
ing in a huge tunneling resistance through the air gap
and absorbents [24]. Nevertheless, the results obtained
from other experiments involving CNT-to-CNT con-
tacts displayed positive results and outlook for use as
alternatives to solve the high contact resistance between
the CNT tip and metal [11,20]. More work will be
required to study the formation of reliable and high-
performance small-scale CNT interconnection bumps
for use as vertical interconnects in the future.
Conclusion
The feasibility to use the PECVD approach to achieve
CNT bump pitches smaller than 150 μm has been stu-
died. The introduction of the TiN barrier layer between
the Ni catalyst and Au metallization allows an efficient
growth of CNT bumps directly on Au while maintaining
Figure 6 Two-point probe DC measurement across two interconnection bumps measured across the carrier substrate’s input and
output. The CNT bump dimensions were 150 × 150 μm. (a) Similar I-V characteristics were observed to demonstrate the concept of reworkable
process using this form of joining methodology. (b) Equivalent electrical circuit for the measured resistances and CNT interconnection bump.
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good electrical connections between the CNT and Au
electrodes. The successful growth of CNTs on Au
metallization opens up opportunities to evaluate the
performance of vertically aligned CNT bundles in very
high frequency domain. By increasing the densities of
CNT bumps, the first demonstration of CNT-to-CNT
joining methodology with bump pitches smaller than
150 μm had been successful. The preferred densities of
CNT bumps (area) to the die area must be higher than
1.2% to achieve sufficient mechanical support. Prelimin-
ary DC characterization suggests an ohmic contact
behavior with a CNT interconnection bundle resistance
of 1 kΩ. Most importantly, the CNT bumps were not
damaged after repeated bonding, and similar I-V mea-
surement had been achieved.
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